



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/758,863	01/16/2004	Robert B. Staszewski	TI-35773	6568
23494 7590 07/21/2011 TEXAS INSTRUMENTS INCORPORATED P O BOX 655474, M/S 3999 DALLAS, TX 75265				
EXAMINER FLORES, LEON				
ART UNIT 2611		PAPER NUMBER		
NOTIFICATION DATE 07/21/2011		DELIVERY MODE ELECTRONIC		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

uspto@ti.com

Office Action Summary

Application No.

10/758,863

Applicant(s)

STASZEWSKI ET AL.

Examiner

LEON FLORES

Art Unit

2611

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12 January 2011.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-54 is/are pending in the application.
4a) Of the above claim(s) 4 and 10 is/are withdrawn from consideration.
- 5) ☒ Claim(s) 41-47 is/are allowed.
- 6) ☒ Claim(s) 1-3, 6-9, 11, 13-17, 19-25, 27-40 and 48-54 is/are rejected.
- 7) ☒ Claim(s) 5, 12, 18, 26 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____

- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

1. In view of the appeal brief filed on 01/12/2011, PROSECUTION IS HEREBY REOPENED. An Ex-Parte Quayle (or new ground of rejection) set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

(1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,

(2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid.

Response to Arguments

2. Applicant's arguments with respect to claims (1-54) have been considered but are moot in view of the new ground(s) of rejection.

Applicant asserts that "nowhere does Sunter teach or suggest that his method of testing phase lock loops is, or can be used, for testing a radio frequency (RF) circuit".

The examiner respectfully disagrees. It is notoriously known in the art that PLL have many applications, and one of these applications is in a digital phone system. (See

**US Patent 5,598,448 "Background of invention" & US Patent 5,486,792
"Background of invention")**

Applicant further asserts that "Appellants respectfully note that the statement relied upon by Examiner is located in [0045] lines 10--13, which is in Appellants: Detailed Description of illustrative Embodiments of the invention---. NOT in the Background of the invention. There is similarly no admission by Appellants that the respective teaching is knowledge available to one having ordinary skills in the art. As such, Examiner is not entitled to use this statement against Appellants in any obviousness rejection of Claims 1 & 25".

The examiner respectfully disagrees. In response to applicant's argument that the examiner's conclusion of obviousness is based upon improper hindsight reasoning, it must be recognized that any judgment on obviousness is in a sense necessarily a reconstruction based upon hindsight reasoning. But so long as it takes into account only knowledge which was within the level of ordinary skill at the time the claimed invention was made, and does not include knowledge gleaned only from the applicant's disclosure, such a reconstruction is proper. See *In re McLaughlin*, 443 F.2d 1392, 170 USPQ 209 (CCPA 1971).

Applicant further asserts that "Wong's system is engineered in such as way as to minimize the data rate accessible through the I/O controller. Hence, the phase detector 10 output is not accessible nor is the PEP 12 output - making them available (despite

various technical difficulties) would not provide any substantial benefits. For the above reasons, Wong does not teach or suggest, "a control signal input coupled to the processor, wherein the control signal input can enable an observation and manipulation of the digital signals." The interface in Wong is asynchronous and there is simply no motivation to re-engineer the entire architecture, which in itself is non-obvious to one of average skill in the art at the time of the invention, to allow synchronous signal controls of sufficient speed, as suggested by Examiner.

The examiner respectfully disagrees. Applicant is reminded that **MPEP 2141.02** states:

A prior art reference must be considered in its entirety, i.e., as a whole, including portions that would lead away from the claimed invention. W.L. Gore & Associates, Inc. v. Garlock, Inc., 721 F.2d 1540, 220 USPQ 303 (Fed. Cir. 1983), cert. denied, 469 U.S. 851 (1984)

Having said this, the reference of Wong does teach a digital tester (an intelligent digital controller) coupled to an input "keyboard" (See fig. 1: the input of element 4 & col. 1, lines 56-61), that performs tests, extract, and interpret data from the device under test (DUT). Furthermore, table 2 shows several of how to test some PLL dynamic performance parameters. (See fig. 2: 4 & col. 1, lines 45-48, 56-61, col. 2, lines 36-40, col. 4, lines 6-15) Furthermore, the information pertaining to the phase error is accessible to the controller. (See col. 2, lines 50-61, col. 4, line 50 – col. 5, line 16)

Applicant further asserts that *"It does not teach performance testing associated with a cellular phone, nor does it even go beyond the PLL, which is merely a small building block of a cell phone. Specifically he does not teach "performing built-in self-test (BIST) on a parameter associated with the cellular phone", as required by Claim 48".*

The examiner respectfully disagrees. First of all, it is notoriously well known in the art that cellular phones are comprised of many electrical components. And one of these components is the PLL. (See US Patent 5,598,448) Second of all, the reference of Kim does teach performing BIST on a PLL in order to determine its performance. (See col. 2, lines 31-36, col. 3, lines 9-21)

Applicant further asserts that *"At best, Perez teaches basic fault testing, but NOT "built-in self-test (BIST) on a parameter associated with the cellular phone", as required by Claim 48. Accordingly, for the reasons set forth above, the 35 U.S.C. 103(a) rejection of Claim 48 is improper and must be withdrawn".*

The examiner respectfully disagrees. **MPEP 2145 III** states:
"The test for obviousness is not whether the features of a secondary reference may be bodily incorporated into the structure of the primary reference.... Rather, the test is what the combined teachings of those references would have suggested to those of ordinary skill in the art." In re Keller, 642 F.2d 413, 425, 208 USPQ 871, 881 (CCPA 1981). See also In re Sneed, 710 F.2d 1544, 1550, 218 USPQ 385, 389 (Fed. Cir. 1983) ("[I]t is not necessary that the inventions of the references be physically combinable to render

obvious the invention under review.”); and In re Nievelt, 482 F.2d 965, 179 USPQ 224, 226 (CCPA 1973) (“Combining the teachings of references does not involve an ability to combine their specific structures.”).

Applicant finally asserts that “Reddy does not teach phase error trajectory”.

The examiner respectfully disagrees. The reference of Reddy discloses a phase error measurement circuit used to measure the phase error between two clocks. The circuit can be used as part of a built-in self test (BIST) function to estimate phase error in a PLL. It is known in the art that PLL's main function is to minimize the phase error in order to achieve or maintain synchronization”.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

5. Claims (1-3, 13-17, 19-22, 31) are rejected under 35 U.S.C. 103(a) as being unpatentable over Sunter et al. (hereinafter Sunter) (US Patent 6,396,889 B1)

Re claim 1, Sunter discloses a method for testing a radio frequency (RF) circuit (See abstract "a method of testing PLL" & it is known in the art that PLL are used in RF circuits) comprising: observing a signal from the RF circuit (See figs. 5, 9 & 11 "the error signal is observed using test circuits" See col. 2, lines 50-54, col. 3, lines 4-6 & fig. 9 & col. 8, lines 9-16), wherein the signal is a digital signal from within a processing portion of the RF circuit (See fig. 5 "Exor Output is a digital signal"), and wherein the observing occurs outside of the RF circuit (See figs. 5, 9 & 11 "the observation is done using test circuits such as BIST"); manipulating (See fig. 11 & col. 3, lines 4-6) the signal outside of the RF circuit ("a test circuit is used to test phase jitter"); and producing a metric for the test outside of the RF circuit based on results from the manipulating. (phase jitter is compared to a metric to determined a Pass or Fail")

But the reference Sunter fails to explicitly teach that wherein the signal has a high degree of correlation with an RF output of the RF circuit.

However, the reference of Sunter does teach a PLL having a loop filter connected at the output of the phase comparator whereby suggesting that wherein the signal has a high degree of correlation with an RF output of the RF circuit. (See figs. 5 & 9) One skilled in the art would know that, by definition, a loop filter filters out high frequency components that are not of interest, and passes only low frequency components that are of main interest to the PLL. (See pages 604-605 of "Digital Communications" by Bernard Sklar) Furthermore, applicant does teach in his

specifications that "As long as the frequency components of interest are below the loop filter's cutoff frequency, the attenuation of frequency components above the cutoff frequency can actually improve the correlation between the observed signal and the RF output".

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed, for the benefit of filtering out frequency components that are not of interest.

Re claim 2, Sunter further discloses that wherein the testing is performed using built-in self test (BIST) techniques. (See col. 4, lines 10-15)

Re claim 3, Sunter further discloses that wherein the signal is a phase error signal. (See figs. 5 & 11)

Re claim 13, Sunter further discloses that wherein the frequency of the signal is several orders of magnitude less than the frequency of the RF output. (One skilled in the art would know that the frequency of the error signal, outputted from the phase comparator, is less than the RF frequency.)

Re claim 14, Sunter further discloses that wherein the test is for phase error trajectory and the signal is the output of a phase detector, and wherein the manipulation

comprises measuring a change in the signal. (See col. 8, lines 9-37 "determine how much phase error is present in the detection circuitry")

Re claim 15, Sunter further discloses that wherein the phase error trajectory is good when the change in the signal is less than a specified threshold. (See col. 8, lines 9-37. It is known that when the phase error is below a threshold synchronization is maintained.)

Re claim 16, Sunter further discloses that wherein the measuring the change in the signal comprises measuring a peak, a variance, or a rate of change in the signal. (See col. 8, lines 9-37)

Re claim 17, Sunter further discloses that wherein the test is for frequency lock and the signal is the output of a phase detector, and wherein the manipulation comprises comparing a value of the signal over several samples. (See figs. 5 & 8 & col. 7, lines 36-42)

Re claim 19, Sunter further discloses that wherein the samples are taken at different times. (See fig. 8)

Re claim 20, Sunter further discloses that wherein the test is for frequency deviation and the signal is an output of an integral accumulator of a loop filter, and

wherein the manipulation comprises comparing the signal with a specified range. (See figs. 5 & 8 & col. 7, lines 36-42)

Re claim 21, Sunter further discloses that wherein the frequency deviation is within acceptable limits when the signal is within the specified range. (See figs. 5 & 8 & col. 7, lines 36-42)

Re claim 22, Sunter further discloses that wherein the manipulation further comprises comparing several samples of the signal. (See figs. 5 & 8 & col. 7, lines 36-42)

Re claim 31, Sunter further discloses that wherein the testing comprises a functional test or a compliance test of the RF circuit. (See abstract)

6. Claims (6-9, 11, 23-25, 27-30) are rejected under 35 U.S.C. 103(a) as being unpatentable over Sunter et al (hereinafter Sunter) (US Patent 6,396,889 B1) in view of Girardeau, Jr. (hereinafter Girardeau) (US Patent 5,598,448)

Re claim 6, Sunter fails to explicitly teach that wherein the RF circuit is an all-digital circuit, and wherein the signal is an output of a component in an all-digital phase-locked loop in the RF circuit.

However, Girardeau does. (See figs. 1-2 & col. 1, lines 20-57) Girardeau discloses that wherein the RF circuit is an all-digital circuit, and wherein the signal is an output of a component in an all-digital phase-locked loop in the RF circuit.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 7, the combination of Sunter & Girardeau further discloses that wherein the signal is an output of a phase detector. (In Sunter, see fig. 5)

Re claim 8, the combination of Sunter & Girardeau further discloses that wherein the signal has been filtered. (In Sunter, see fig. 5)

Re claim 9, the combination of Sunter & Girardeau further discloses that wherein the all-digital phase-lock loop is operating in a type-II mode (In Girardeau, see fig. 1 "DPLL"), and the signal is an output of an integral accumulator of a loop filter. (In Sunter, see fig. 3: 20)

Re claim 11, the combination of Sunter & Girardeau further discloses that wherein a loop filter coupled to an output of a phase detector performs the filtering, and

wherein the signal is an output of the loop filter. (In Sunter, see fig. 1: 12 & fig. 3: 12 & fig. 5: 24, 29)

Re claim 23, Sunter fails to explicitly teach that wherein the RF circuit contains an all-digital phase-locked loop operating in a type-II mode.

However, Girardeau does. (See figs. 1-2 & col. 1, lines 20-57) Girardeau discloses that wherein the RF circuit contains an all-digital phase-locked loop operating in a type-II mode.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 24, Sunter fails to teach wherein the RF circuit contains an all- digital phase-locked loop, and the method further comprises prior to the observing, setting the all-digital phase-locked loop to a certain bandwidth.

However, Girardeau does. (See fig. 1 & col. 2, line 62 - col. 3, line 4) Girardeau wherein the RF circuit contains an all- digital phase-locked loop, and the method further comprises prior to the observing, setting the all-digital phase-locked loop to a certain bandwidth.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature

into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 25, Sunter discloses a method for testing a radio frequency (RF) circuit (See abstract "a method of testing PLL" & it is known in the art that PLL are used in RF circuits) comprising: observing a signal from the RF circuit (See figs. 5, 9 & 11 "the error signal is observed using test circuits" See col. 2, lines 50-54, col. 3, lines 4-6 & fig. 9 & col. 8, lines 9-16), wherein the signal is a digital signal from within a processing portion of the RF circuit (See fig. 5 "Exor Output is a digital signal"), and wherein the observing occurs outside of the RF circuit (See figs. 5, 9 & 11. "the observation is done using test circuits such as BIST"); manipulating (See fig. 11 & col. 3, lines 4-6) the signal outside of the RF circuit ("a test circuit is used to test phase jitter"); and producing a metric for the test outside of the RF circuit based on results from the manipulating (Phase jitter is compared to a metric to determine a Pass or Fail"), and wherein the test is for estimating phase noise power and the signal is an output of a phase detector ("phase jitter is a function of phase noise"), and wherein the manipulating comprises calculating a mean square error of the signal. (See col. 11, lines 36-50)

But the reference Sunter fails to explicitly teach that wherein the signal has a high degree of correlation with an RF output of the RF circuit.

However, the reference of Sunter does teach a PLL having a loop filter connected at the output of the phase comparator whereby suggesting that wherein the signal has a high degree of correlation with an RF output of the RF circuit. (See figs. 5 &

9) One skilled in the art would know that, by definition, a loop filter filters out high frequency components that are not of interest, and passes only low frequency components that are of main interest to the PLL. (See pages 604-605 of "Digital Communications" by Bernard Sklar) Furthermore, applicant does teach in his specifications that "As long as the frequency components of interest are below the loop filter's cutoff frequency, the attenuation of frequency components above the cutoff frequency can actually improve the correlation between the observed signal and the RF output".

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed, for the benefit of filtering out frequency components that are not of interest.

The reference of Sunter discloses the limitations as claimed above, except he fails to teach setting the all-digital phase-lock loop to a certain bandwidth.

However, Girardeau does. (See fig. 1 & col. 2, line 62 - col. 3, line 4) Girardeau discloses a DPLL wherein setting the all-digital phase-lock loop to a certain bandwidth.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 27, Sunter fails to teach that wherein the RF circuit is an all-digital frequency synthesizer.

However, Girardeau does. (See fig. 1 & col. 1, lines 14-56) Girardeau discloses a DPLL wherein the RF circuit is an all-digital frequency synthesizer.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 28, Sunter fails to teach that wherein the RF circuit is an all-digital transmitter.

However, Girardeau does. (See fig. 1 & col. 1, lines 14-56) Girardeau discloses wherein the RF circuit is an all-digital transmitter.

Therefore, taking the combined teachings of Sunter & Girardeau as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Sunter, in the manner as claimed and as taught by Girardeau, for the benefit of controlling DPLL employed within a signal processing system.

Re claim 29, the combination of Sunter & Girardeau further discloses that wherein the transmitter is used in a wireless communications network. (In Girardeau, see col. 1, lines 14-56)

Re claim 30, Sunter further discloses that wherein the wireless communications network is Bluetooth compliant. (One skilled in the art would know that PLLs may operate in a Bluetooth environment.)

7. Claims (32-34, 36-40) are rejected under 35 U.S.C. 103(a) as being unpatentable over Wong et al. (hereinafter Wong) (US Patent 5,295,079)

Re claim 32, Wong discloses a circuit comprising: a processor (See fig. 2: 4) coupled to a radio frequency (RF) circuit. (See fig. 2: 25 & it is known in the art that PLL are used in RF circuits)

But the reference of Wong fails to explicitly teach that the processor containing circuitry to manipulate digital signals from the RF circuit to provide a performance metric for the RF circuit; and a control signal input coupled to the processor, wherein the control signal input can enable an observation and manipulation of the digital signals.

However, the reference of Wong does suggest that the teachings of digital tester (an intelligent digital controller) coupled to an input "keyboard" (See fig. 1: the input of element 4 & col. 1, lines 56-61), that performs tests, extract, and interpret data from the device under test (DUT). Furthermore, table 2 shows several of how to test some PLL dynamic performance parameters. (See fig. 2: 4 & col. 1, lines 45-48, 56-61, col. 2, lines 36-40, col. 4, lines 6-15)

Therefore, it would have been obvious to one of ordinary skills in the art to have incorporated this feature into the system of Wong, in the manner as claimed, for the benefit of testing some PLL dynamic performance parameters. (See col. 6, lines 29-31)

Re claim 33, the reference of Wong fails to disclose a latch coupled to the processor, the latch to store the performance metric provided by the processor.

However, the reference of Wong does suggest the teaching of a digital tester, which may be a hand-held microprocessor-based controller with a keyboard and a multi-digit display that can be used for network servicing or for low-cost lab-quality engineering setups. (See col. 4, lines 13-16) Furthermore, one skilled in the art would know that latches may be used as storage elements, from which flip-flops are usually constructed. And registers, which are used extensively in the design of digital systems for storing data, consists of a set of flip-flops.

Therefore, it would have been obvious to one of ordinary skills in the art to have incorporated this feature into the system of Wong, in the manner as claimed, for the benefit of testing some PLL dynamic performance parameters. (See col. 6, lines 29-31)

Re claim 34, the reference of Wong further discloses that wherein the RF circuit is integrated onto a first integrated circuit, wherein the processor is integrated onto a second integrated circuit. (In Wong, see fig. 2)

Re claim 36, the reference of Wong further discloses that wherein the RF circuit contains an all-digital phase-locked loop (See col. 4, lines 36-37 "DPLL"), and wherein the processor is coupled to an output of a phase detector. (See col. 2, lines 50-61, col. 4, line 50 – col. 5, line 16)

Re claim 37, the reference of Wong further discloses that wherein the RF circuit contains an all-digital phase-locked loop, and wherein the processor is coupled to a filtered output of a phase detector. (In Wong, see fig. 2: 24 & col. 3, lines 19-22, 50-56)

Re claim 38, the reference of Wong further discloses that wherein the RF circuit contains an all-digital phase-locked loop (See col. 4, lines 36-37 "DPLL"), and wherein the processor is coupled to an output of a phase detector (See col. 2, lines 50-61, col. 4, line 50 – col. 5, line 16) and a filtered output of a phase detector. (See col. 3, lines 19-22, 50-56)

Re claim 39, the reference of Wong further discloses that wherein the circuit permits the testing of the RF circuit in wafer, in packaged integrated circuit, in factory, and in field. (In Wong, see col. 1, lines 38-41, 48-51 & col. 4, lines 6-27)

Re claim 40, the reference of Wong further discloses that wherein the circuit permits the testing of the RF circuit, and wherein the testing is of a type selected from a group consisting of a phase trajectory error, a frequency lock, a frequency deviation, a phase noise power ("jitter"), or combinations thereof. (In Wong, see fig. 2, 4b & 4c & col. 4, line 34 – col. 6, line 35 & table 2)

8. Claim 35 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wong et al (hereinafter Wong) (US Patent 5,295,079) in view of Sunter et al. (hereinafter Sunter) (US Patent 6,396,889 B1)

Re claim 35, the reference of Wong fails to explicitly teach that wherein the first and the second integrated circuit are the same integrated circuit.

However, Sunter does. (See col. 1, lines 41-46) Sunter discloses that wherein the first and the second integrated circuit are the same integrated circuit.

Therefore, taking the combined teachings of Wong & Sunter as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Wong, in the manner as claimed and as taught by Sunter, for the benefit of facilitating built-in self-test (BIST).

9. Claims (48-50, 52-54) are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (hereinafter Kim) (US Patent 6,885,700 B1) in view of Ortiz Perez et al. (hereinafter Perez) (US Patent 5,966,428)

Re claim 48, Kim discloses a method for operating a cellular phone, comprising: performing built-in self-test (BIST) on a parameter associated with the cellular phone. (See col.2, lines 31-36, 62-64, col. 6, lines 9-49)

But the reference of Kim fails to teach reporting to a cellular service provider through a wireless medium when the BIST reports the parameter to be degraded beyond a limit.

However, Perez does. (See abstract & col. 5, line 26 – col. 6, line 15) Perez

discloses a self-diagnostic system for checking all functions of a cellular-transceiver, and reporting the results to an off-site monitoring center by means of the cellular network.

Therefore, taking the combined teachings of Kim and Perez as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Kim, in the manner as claimed and as taught by Perez, for the benefit of reporting the results to an off-site monitoring center.

Re claim 49, the combination of Kim and Perez fails to explicitly teach that wherein the performing step is done on power-up of the cellular phone.

However, the reference of Perez does teach that the system for checking all the functions of the cellular is a self-diagnostic system. (See abstract) Furthermore, it also teaches that it is an auto-diagnostic system. One skilled in the art would know that auto-diagnostic system operate at power-up of the cellular phone to assure that the transceiver is working properly.

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Kim, as modified by Perez, in the manner as claimed, for the benefit of checking if the cellular phone is working properly.

Re claim 50, the combination of Kim and Perez further discloses that wherein the parameter is an RF system parameter. (In Kim, see col. 6, lines 9-49 "PLL")

Re claim 52, the combination of Kim and Perez fails to explicitly teach that a step of notifying a user of the cellular phone that the parameter is degraded beyond a limit.

However, the reference of Perez does teach a self-diagnostic system for checking all functions of a cellular-transceiver, and reporting the results to an off-site monitoring center by means of the cellular network in order to check if the transceiver is working properly.

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Kim, as modified by Perez, in the manner as claimed, for the benefit of checking if the cellular phone is working properly.

Re claim 53, the combination of Kim and Perez further discloses that wherein the notifying step is done wirelessly. (In Perez, see abstract "cellular network")

Re claim 54, the combination of Kim and Perez fails to explicitly teach that wherein the notifying step is done through a service bill.

However, the reference of Perez does teach notifying the results to an off-site monitoring center by means of the cellular network. One skilled in the art would know that service bill can also be broadcast wirelessly.

Therefore, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Kim, as modified by Perez, in the manner as claimed, for the benefit of optimizing the communication system.

10. **Claim 51 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al (hereinafter Kim) (US Patent 6,885,700 B1) and Ortiz Perez et al (hereinafter Perez) (US Patent 5,966,428), as applied to claim 48 above, and further in view of Reddy et al. (hereinafter Reddy) (US Patent 6,636,979 B1)**

Re claim 51, the combination of Kim and Perez fails to explicitly teach that wherein the RF system parameter is a distortion in a phase error trajectory.

However, Reddy does. (See col. 5, lines 58-65) Reddy discloses a phase error measurement circuit used to measure the phase error between two clocks. The circuit can be used as part of a built-in self test (BIST) function to estimate phase error in a PLL, wherein suggesting the RF system parameter is a distortion in a phase error trajectory. ("It is known in the art that PLL's main function is to minimize the phase error in order to achieve or maintain synchronization".)

Therefore, taking the combined teachings of Kim, Perez, and Reddy as a whole, it would have been obvious to one of ordinary skills in the art to incorporate this feature into the system of Kim, as modified by Perez, in the manner as claimed and as taught by Reddy, for the benefit of detecting the phase error.

Allowable Subject Matter

11. Claims (41-47) are allowed.

12. Claims (5, 12, 18, 26) are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Contact

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LEON FLORES whose telephone number is (571)270-1201. The examiner can normally be reached on Mon-Fri 7-5pm Alternate Fridays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Payne can be reached on 571-272-3024. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Leon Flores/
Primary Examiner, Art Unit 2611
July 17, 2011